Wafer Preparation Parameter Optimization for Wafer Defects Elimination
نویسندگان
چکیده
منابع مشابه
Wafer-to-Wafer Bonding for Microstructure Formation
Wafer-to-wafer bonding processes for microstructure fabrication are categorized and described. These processes have an impact in packaging and structure design. Processes are categorized into direct bonds, anodic bonds, and bonds with intermediate layers. Representative devices using wafer-to-wafer bonding are presented. Processes and methods for characterization of a range of bonding methods a...
متن کاملConstructing Control Process for Wafer Defects Using Data Mining Technique
The wafer defects influence the yield of a wafer. The integrated circuits (IC) manufacturers usually use a Poisson distribution based c-chart to monitor the lot-to-lot wafer defects. As the wafer size increases, defects on wafer tend to cluster. When the c-chart is used, the clustered defects frequently cause erroneous results. The main objective of this study is to develop a hierarchical adapt...
متن کاملApproximation Algorithms for the Wafer to Wafer Integration Problem
Motivated by the yield optimization problem in semiconductor manufacturing, we model the wafer to wafer integration problem as a special multi-dimensional assignment problem (called WWI-m), and study it from an approximation point of view. We give approximation algorithms achieving an approximation factor of 3 2 and 4 3 for WWI-3, and we show that extensions of these algorithms to the case of a...
متن کاملYield Improvement for 3D Wafer-to-Wafer Stacked Memories
Recent enhancements in process development enable the fabrication of three dimensional stacked ICs (3D-SICs) such as memories based on Wafer-to-Wafer (W2W) stacking. One of the major challenges facing W2W stacking is the low compound yield. This paper investigates compound yield improvement for W2W stacked memories using layer redundancy and compares it to wafer matching. First, an analytical m...
متن کاملWafer Cut and Rotation for Compound Yield Improvement in 3D Wafer-on-Wafer Stacking
Three-dimensional IC (3D IC) exhibits various advantages over traditional two-dimensional IC (2D IC), including heterogeneous integration, reduced delay and power dissipation, smaller chip area, etc. Wafer-on-wafer stacking is most attractive for 3D IC fabrication, but it suffers from low compound yield. To improve the compound yield, two efforts have been done in this work. First, a hybrid waf...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Engineering Research and Reports
سال: 2020
ISSN: 2582-2926
DOI: 10.9734/jerr/2020/v10i317040